A Monolithic Pixel Sensor in 0.15 micron Fully Depleted SOI Technology by Battaglia, Marco et al.
ar
X
iv
:0
70
9.
42
18
v1
  [
ph
ys
ics
.in
s-d
et]
  2
6 S
ep
 20
07
AMonolithic Pixel Sensor
in 0.15µmFully Depleted SOI Technology
Marco Battaglia, a,b Dario Bisello, c Devis Contarato, b Peter Denes, b Piero Giubilato, b,c
Lindsay Glesener, a Chinh Vu b
aDepartment of Physics, University of California at Berkeley, CA 94720, USA
bLawrence Berkeley National Laboratory, Berkeley, CA 94720, USA
cDipartimento di Fisica, Universita’ di Padova and INFN, Sezione di Padova, I-35131 Padova, Italy
Abstract
This letter presents the design of a monolithic pixel sensor with 10×10 µm2 pixels in OKI 0.15 µm fully depleted
SOI technology and first results of its characterisation. The response of the chip to charged particles has been
studied on the 1.35 GeV e− beam at the LBNL ALS.
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Silicon on insulator (SOI) technology allows to
fabricate CMOS circuits on a thin Si layer, elec-
tronically insulated from the rest of the wafer.
The isolation of the electronics from the detector
volume offers clear advantages for designing mono-
lithic pixel sensors for particle detection, com-
pared to MAPS pixel devices, realised in standard
CMOS bulk process. First both nMOS and pMOS
transistors can be built, without disturbing the
charge collection, and then the detector wafer can
be biased thus improving the efficiency of charge
carriers collection. There have been already at-
tempts of developing SOI pixel sensors for charged
particle detection with a high resistivity bottom
wafer. The first used a 3 µm process at IET,
Poland and gave a proof of principle of the con-
cept (1); a test structure with 150×150 µm2 pixels
observed signals of low-momentum electrons from
a 90Sr source (2). The availability of the 0.15 µm
FD-SOI process by OKI Electric Industry Co. Ltd.
Japan, has opened up new possibilities for SOI
pixel sensors with the pixel pitch required for the
next generation of particle physics experiments
and imaging.A chip based on this process has al-
ready been designed by a group at KEK, Japan
and successful tested with an IR laser beam (3).
We designed and submitted a monolithic pixel
sensor chip, with 10×10 µm2 pixels, for detection
of charged particles. This letter presents the chip
design, results of its characterisation and the first
signal of high momentum particles, obtained with
the 1.35 GeV electrons beam from the LBNL Ad-
vanced Light Source (ALS) booster.
The sensor has a 350 µm thick high-resistivity
substrate, the CMOS circuitry is implanted on a
40 nm Si layer on top of a 200 nm thick buried
oxide. The thickness of the CMOS layer is small
enough for the layer to be fully depleted. The chip
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Fig. 1. Layout of the SOI pixel chip.
features an array of 160×150 pixels on a 10 µm
pitch. The OKI SOI technology includes thin-oxide
1.0 V transistors and thick-oxide 1.8 V transistors.
The left-most 50 columns are simple analog pix-
els constructed with 1.0 V transistors. The centre
50 columns are constructed with 1.8 V pixels, and
the right-most 50 columns are clocked, digital pix-
els. The 1.0 V pixels have significantly higher leak-
age currents than the 1.8 V pixels, which will be
seen later to affect the signal-to-noise ratio. The
schematic for the analog pixels is shown in Fig-
ure 2. The operation is comparable to a conven-
tional 3T pixel, except that an internal source fol-
lower has been added in order to minimise kickback
from the row select switches. Each sector is divided
Fig. 2. Schematics of the analog pixel cell.
in two subsections with 1×1 and 5×5 µm2 charge
collecting diodes. Single transistor test structures
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Fig. 3. Shift of input characteristics vs. substrate bias Vd
for 1.0 V n-MOS test transistor with W/L=50/0.3.
have been implemented at the chip periphery, in-
cluding complementary p-type and n-type MOS-
FETs, all withW=50 µm and L=0.3 µm, with dif-
ferent types of body contacts (floating, source-tied
and gate-tied). The transistor characteristics have
been studied as a function of the sensor substrate
bias, Vd, in order to evaluate possible back-gating
effects, which are expected to be significant due to
the relatively small thickness of the buried oxide.
Figure 3 shows the input characteristics IDS(VGS)
measured at different substrate biases for a nMOS-
FET withW=50 µm and L=0.3 µm, with floating
body contact. The measurements are performed
with the transistor biased in saturation region. The
threshold voltages shift from 0.24 V at Vd=1 V to
0.07 V at Vd=15 V, consistent with an increased
back-gating effect.
Each 8000-pixel analog section is read out in-
dependently using a 14-bit ADC. A Xilinx FPGA
controls all pixel clocks and resets. The pixels are
clocked at 6.25 MHz giving an integration time of
1.382 ms. Correlated double sampling is performed
by acquiring two frames of data with no pixel re-
set between the readings and subtracting the first
frame from the second. The response of the analog
sections has been tested with an 1060 nm IR laser,
for different Vd values. The laser is focused to a
≃20 µm spot and pulsed for 30 µs between succes-
sive readings. We measure the signal pulse height
in a 5×5 matrix, centred around the laser spot cen-
tre. The measured signal increases as
√
Vd, as ex-
pected from the increase of the depletion region,
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Table 1
Summary of ALS beam test results. The average number of clusters per ALS spill recorded with beam on and beam off,
average pixel multiplicity in a cluster inclusive of single pixel clusters, most probable value of cluster pulse height and signal-
to-noise ratio of seed pixels are given for different values of Vd. The beam intensity of the various runs was not constant.
Vd
Nb.Clusters
Spill
Nb.Clusters
Spill
<Nb Pixels> Signal MPV <S/N>
(V) beam on beam off in Cluster (ADC Counts)
1.0V 1.8V 1.0V 1.8V 1.0V 1.8V 1.0V 1.8V 1.0V 1.8V
1 3.9 9.7 0.02 0.05 2.67 3.31 105. 132 7.4 8.9
5 6.7 14.0 0.03 0.12 2.54 3.39 140. 242 8.8 14.9
10 4.4 7.8 0.03 0.20 2.41 3.31 164. 316 8.1 15.0
15 1.4 3.9 0.02 0.01 2.02 2.45 123. 301 6.5 13.6
until Vd ≃ 9 V, where it saturates, to decrease for
Vd ≥ 15 V. We interpret this effect as due to the
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Fig. 4. Cluster pulse height normalised to that measured
at Vd = 0.8 V for a focused 1060 nm laser spot vs. Vd.
transistor back-gating and affects the 1.0 V transis-
tor pixels at lower values of Vd. The pixel chip has
been tested on the 1.35 GeV electron beam-line at
LBNL ALS. The readout sequence is synchronised
with the 1 Hz booster extraction cycle so that the
beam spill hits the detector just before the second
frame is read. The temperature is kept constant
during operation at≃ 23◦C by forced airflow. Only
the analog part of the chip is readout. All the sec-
tions are functional and here we report results for
two of the analog sections, with VDD=1.0 V and
1.8 V transistors respectively, each consisting of a
0.4×0.8 mm2 active region. Data are processed on-
line by a LabView-based program, which performs
correlated double sampling, pedestal subtraction
and noise computation. The data is converted in
the lcio format and the offline analysis is per-
formed using a set of dedicated processors devel-
oped in the Marlin framework (4). Each event is
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Fig. 5. Cluster pulse height distribution for 1.35 GeV e−s
for Vd = 10 V, VDD=1.8 V. The slight excess of events
above to the fitted Landau function is interpreted as due
to low momentum electrons in the beam.
scanned for seed pixels with pulse height above a
signal-to-noise (S/N) threshold of 4.5. Noisy pix-
els are flagged and masked. Seeds are sorted ac-
cording to their pulse heights and the neighbouring
pixels in a 5×5 matrix with S/N>2.5 are added to
the cluster. Clusters are not allowed to overlap and
we require that pixels associated to a cluster are
not interleaved by any pixels below the neighbour
threshold. The average number of pixels accepted
in a cluster is given in Table 1. Only clusters with
at least two pixels are further considered for the
analysis. Data have been taken at different deple-
tion voltages, Vd, from 1 V up to 20 V. Control
data sets were taken under the same conditions but
without beam, to monitor the effect of noisy pixels.
Results are summarised in Table 1. There is only a
3
small background arising from noisy pixels, which
survives the bad pixel cut and the cluster quality
criteria. Figure 5 shows the cluster pulse height for
data taken with Vd = 10 V. The pixel multiplic-
ity in a cluster decreases with increasing depletion
voltage while the cluster pulse height increases up
to 10 V. At 15 V the cluster signal and the ef-
ficiency of the chip decreases, as observed in the
laser test. The depletion voltages used correspond
to an estimated depletion thickness from 8 µm to
56 µm for Vd = 1 V to 15 V. The section with 1.8 V
transistors exhibits a good signal-to noise ratio for
5 V≤ Vd ≤15 V. These results are very encourag-
ing for the further development of monolithic pixel
sensors in SOI technology.
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